

'2000

A Development of Digital Plant Protection System Architecture

, , , ,

가

가

(hard real time)

가

가

DSP

VME

Abstract

The digital plant protection system (DPPS) which have a large number of advantages

compared to current analog protection system has been developed in various field. The major disadvantages of digital system are, however, vulnerable to faults of processor and software. To overcome the disadvantages, the concept of segment and partition in a channel has been developed. Each segment in a channel is divided from sensor to reactor trip and engineered safety features, which is based on the functional diversity of input signals against the various plant transient phenomena. Each partition allocates the function module to an independent processing module in order to process and isolate the faults of each module of a segment. A communication system based on the deterministic protocol with the predictable and hard real-time characteristics has been developed in order to link the various modules within a segment. The self-diagnostics including on-line test and periodic test procedures are developed in order to increase the safety, reliability and availability of DPPS. The developed DPPS uses the off-the-shelf DSP(digital signal processor) and adopts VME bus architecture, which have sufficient operation experience in the industry. The verification and validation and quality assurance of software has been developed and the architecture and protocol of deterministic communication system has been researched.

1.

가 .

, (aging), , 가

^{[1][2]} 가 ,

가 가

가 ^[3]

가 가

가 가

가 가

가

(deterministic)

가

가

, 가

(prototype)

2.

가

[4]

(trip)

(pretrip)

가

1

가

가

A, B

가

가 가

1
가

가

가

A/D

가

가

(setpoint)

가

2/4

2/3

가

가

가

가

가

가

가

가

가

가

VME

DSP

3.

2

3.1

가

가

가

3

가

가

(operating bypass)

가

(setpoint algorithm)

()

(operating bypass)

(startup)

(shutdown)

(low power testing) 가

(permissive)

“AND”

3.2

가

3.3 가

가

^{[51][6]}

가

가

가

A/D

가

RAM, ROM,

가

- (watch-dog timer) :

(lock)

가

- :

- : RAM ROM

. ROM

(checksum)

ROM

ROM

. RAM

가

ROM

가

ROM

가

(inverse)

가 가

- :
CRC RAM
CRC

- :
가

3.4

4.

[7]

(prototyping)

Z, Colored Petri-Net, Statechart

formal

가

3

5.

가 가

가

Acknowledgement

[]

1. , MMIS , KAERI/RR-1901/98, 1999.
2. , SMART , KAERI/AR-496/98, 1998.
3. N. Storey, Safety-Critical Computer System, Addison-Wesley, 1996.
4. 3,4 , .
5. M. Lubaszewski and B. Courtois, A Reliable Fail-Safe System, IEEE trans. on Computer, Vol. 47, No. 2, pp236-241, Feb., 1998.
6. H. Y. Chung and Z. Bien, Real-Time Diagnosis of Incipient Multiple Faults with Application for Kori Nuclear Power Plant, J. of the Korean Nuclear Society, Vol. 27, No. 5, pp670-683, Oct., 1995.
7. E. Yourdon, Modern Structured Analysis, E-Hahn Publishing Co, 1994.

1.

	SG1 low P	SG2 low P	CONT high P	SG1 low L	SG2 low L	SG1 P	SG2 P	SG1 high L	SG2 high L	PZR low P	PZR high P	LOG PWR	VOPT
	1*	2*											
가								1	2				
가	1	2											
	1	2											
								1	2				
				1	2								
						1	2						
												2	1
												2	1
											1,2		
			1,2							1,2			

)

1) 1* - 1

2) 2* - 2

3) CPC(CORE PROTECTION CALCULATOR)

4)

- L(Level)
- P(Pressure)
- PWR(Power)
- VOPT (Variable Overpower Trip)
- H-H (High-High)
- CONT (Containment)
- SG(Steam Generator)
- PZR(Pressurizer)



